知识可编程智能芯片系统:概念、架构与展望

doi:10.16451/j.cnki.issn1003-6059.201810001

Abstract
Figure/Table
References (0)
Related Citation (10)

Download: PDF (747 KB) HTML (1 KB)
Export: BibTeX | EndNote (RIS)

Abstract

This article proposes the theory and the architecture of Knowledge Programmable Intelligent Chip Systems(KPI-CS). KPI-CS is based on cutting-edge heterogeneous computing and reconfigurable AI chip technologies, fusing complex system computing, knowledge engineering and semiconductor IC design technology. It is aimed at providing adaptability to different application scenarios, flexibility in chip architecture reconfiguration and rationality in AI algorithmic computing capability to support parallel intelligent systems. KPI-CS can provide effective and efficient real-time supporting computing facilities which adapt to different demands in intelligent systems.

Received: 05 September 2018

ZTFLH:

TP 182

	Service

	E-mail this article
	Add to my bookshelf
	Add to citation manager
	E-mail Alert
	RSS
	Articles by authors
	ZHANG Jun
	WANG Fei-Yue

Cite this article:

ZHANG Jun,WANG Fei-Yue. Knowledge Programmable Intelligent Chip Systems(KPI-CS): Concept, Architecture and Vision[J]. , 2018, 31(10): 869-876.

URL:

http://manu46.magtech.com.cn/Jweb_prai/EN/10.16451/j.cnki.issn1003-6059.201810001 OR http://manu46.magtech.com.cn/Jweb_prai/EN/Y2018/V31/I10/869

[1] WANG F Y, ZHANG J J, ZHENG X H, et al. Where Does AlphaGo Go: From Church-Turing Thesis to AlphaGo Thesis and Beyond. IEEE/CAA Journal of Automatica Sinica, 2016, 3(2): 113-120.
[2] MITTAL S. A Survey of Techniques for Architecting and Managing Asymmetric Multicore Processors. ACM Computing Surveys, 2016, 48(10). DOI: 10.1145/2856125.
[3] LIU S L, DU Z D, TAO J H, et al. Cambricon: An Instruction Set Architecture for Neural Networks // Proc of the ACM/IEEE 43rd Annual International Symposium on Computer Architecture. Wa-shington, USA: IEEE, 2016: 393-405.
[4] TU F B, YIN S Y, OUYANG P, et al. Reconfigurable Architecture for Neural Approximation in Multimedia Computing. IEEE Transactions on Circuits and Systems for Video Technology [J/OL]. [2018-08-08]. https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8307081.
[5] 王飞跃.平行芯片:从软件主义的芯片到智能芯片.立项报告,#11-02-2011.青岛:青岛智能产业技术研究院,2014.
(WANG F Y. Parallel Chips: From Software-Defined Chips to Inte-lligent Chips. Technical Report, #11-02-2011. Qingdao, China: Qingdao Academy of Intelligent Industries, 2014.)
[6] 王飞跃.X5.0:平行时代的平行智能体系.中国计算机学会通讯, 2015, 11: 10-14.
(WANG F Y. X5.0: Parallel Intelligent System in the Parallel Era. Communications of the CCF, 2015, 11: 10-14.)
[7] KOLLER D, FRIEDMAN N.概率图模型原理与技术.王飞跃,韩素青,译.北京:清华大学出版社, 2015.
(KOLLER D, FRIEDMAN N. The Principle and Technology of Probabilistic Graphical Models. Translated by WANG F Y, HAN S Q. Beijing, China: Tsinghua University Press, 2015.)
[8] ARIDHI S, NGUIFO E M. Big Graph Mining: Frameworks and Techniques. Big Data Research, 2016, 6: 1-10.
[9] TAN K C, LEE T H, KHOR E F. Evolutionary Algorithms for Multi-objective Optimization: Performance Assessments and Comparisons. Artificial Intelligence Review, 2002, 17: 251-290.
[10] 王飞跃.平行系统方法与复杂系统的管理和控制.控制与决策, 2004, 19(5): 485-489, 514.
(WANG F Y. Parallel System Methods for Management and Control of Complex Systems. Control and Decision, 2004, 19(5): 485-489, 514.)
[11] 王飞跃,张俊.智联网:概念,问题和平台.自动化学报, 2017, 43(12): 2061-2070.
(WANG F Y, ZHANG J. Internet of Minds: The Concept, Issues and Platforms. Acta Automatica Sinica, 2017, 43(12): 2061-2070.)